Résumé du contenu de la page N° 1
MVME1X7P Single-Board Computer
Programmer’s Reference
Guide
V1X7PA/PG1
Edition of October 2000
Résumé du contenu de la page N° 2
© Copyright 2000 Motorola, Inc. All rights reserved. Printed in the United States of America. ® Motorola and the Motorola logo are registered trademarks of Motorola, Inc. MC68040™ and MC68060™ are trademarks of Motorola, Inc. All other products mentioned in this document are trademarks or registered trademarks of their respective holders.
Résumé du contenu de la page N° 3
Safety Summary The following general safety precautions must be observed during all phases of operation, service, and repair of this equipment. Failure to comply with these precautions or with specific warnings elsewhere in this manual could result in personal injury or damage to the equipment. The safety precautions listed below represent warnings of certain dangers of which Motorola is aware. You, as the user of the product, should follow these warnings and all other safety precautions necessa
Résumé du contenu de la page N° 4
Flammability All Motorola PWBs (printed wiring boards) are manufactured with a flammability rating of 94V-0 by UL-recognized manufacturers. EMI Caution This equipment generates, uses and can radiate electromagnetic energy. It may cause or be susceptible to electromagnetic interference (EMI) if not ! installed and used with adequate EMI protection. Caution Lithium Battery Caution This product contains a lithium battery to power the clock and calendar circuitry. Danger of explosion if battery i
Résumé du contenu de la page N° 5
CE Notice (European Community) Motorola Computer Group products with the CE marking comply with the EMC Directive (89/336/EEC). Compliance with this directive implies conformity to the following European Norms: EN55022 “Limits and Methods of Measurement of Radio Interference Characteristics of Information Technology Equipment”; this product tested to Equipment Class B EN50082-1:1997 “Electromagnetic Compatibility—Generic Immunity Standard, Part 1. Residential, Commercial and Light Industry”
Résumé du contenu de la page N° 6
Limited and Restricted Rights Legend If the documentation contained herein is supplied, directly or indirectly, to the U.S. Government, the following notice shall apply unless otherwise agreed to in writing by Motorola, Inc. Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (b)(3) of the Rights in Technical Data clause at DFARS 252.227-7013 (Nov. 1995) and of the Rights in Noncommercial Computer Software and Documentation clause at DFA
Résumé du contenu de la page N° 7
Contents About This Manual Overview of Contents ...............................................................................................xxii Comments and Suggestions ......................................................................................xxii Conventions Used in This Manual...........................................................................xxiii CHAPTER 1 Programming Issues Introduction...................................................................................
Résumé du contenu de la page N° 8
Functional Description ............................................................................................ 1-17 VMEbus Interface and VMEchip2................................................................... 1-18 VMEchip2 General-Purpose I/O............................................................... 1-18 Petra/VMEchip2 Redundant Logic ........................................................... 1-18 Memory Maps.........................................................................
Résumé du contenu de la page N° 9
LAN Offboard Error .........................................................................................1-61 LAN LTO Error ................................................................................................1-62 SCSI Parity Error..............................................................................................1-62 SCSI Offboard Error.........................................................................................1-62 SCSI LTO Error ............................
Résumé du contenu de la page N° 10
VMEbus Slave Address Modifier Select Register 1 ................................. 2-36 Programming the Local-Bus-to-VMEbus Map Decoders................................ 2-37 Local Bus Slave (VMEbus Master) Ending Address Register 1 .............. 2-39 Local Bus Slave (VMEbus Master) Starting Address Register 1 ............. 2-40 Local Bus Slave (VMEbus Master) Ending Address Register 2 .............. 2-40 Local Bus Slave (VMEbus Master) Starting Address Register 2 ............. 2-40 Local Bus Sla
Résumé du contenu de la page N° 11
VME Access, Local Bus, and Watchdog Time-out Control Register ......2-66 Prescaler Control Register ........................................................................2-67 Tick Timer 1 Compare Register ...............................................................2-68 Tick Timer 1 Counter ...............................................................................2-68 Tick Timer 2 Compare Register ...............................................................2-69 Tick Timer 2 Counter .
Résumé du contenu de la page N° 12
I/O Control Register 2 .............................................................................. 2-97 I/O Control Register 3 .............................................................................. 2-97 Miscellaneous Control Register ............................................................... 2-98 GCSR Programming Model .................................................................................. 2-100 Programming the GCSR......................................................
Résumé du contenu de la page N° 13
Programming the Tick Timers ..........................................................................3-18 Tick Timer 1 Compare Register ................................................................3-18 Tick Timer 1 Counter ................................................................................3-19 Tick Timer 2 Compare Register ................................................................3-19 Tick Timer 2 Counter ....................................................................
Résumé du contenu de la page N° 14
CHAPTER 4 MCECC Functions Introduction ............................................................................................................... 4-1 Features...................................................................................................................... 4 -2 Functional Description .............................................................................................. 4-3 General Description........................................................................
Résumé du contenu de la page N° 15
Scrub Prescaler Counter (Bits 7-0) ...................................................................4-24 Scrub Timer Counter (Bits 15-8) ......................................................................4-24 Scrub Timer Counter (Bits 7-0) ........................................................................4-25 Scrub Address Counter (Bits 26-24).................................................................4-25 Scrub Address Counter (Bits 23-16)........................................
Résumé du contenu de la page N° 16
xvi
Résumé du contenu de la page N° 17
List of Figures Figure 1-1. MVME167P Block Diagram...................................................................1-5 Figure 1-2. MVME177P Block Diagram...................................................................1-6 Figure 1-3. MVME177 Flash and EPROM Memory Mapping Schemes................1-10 Figure 2-1. VMEchip2 Block Diagram .....................................................................2-5 Figure 3-1. PCCchip2 Block Diagram.....................................................
Résumé du contenu de la page N° 18
xviii
Résumé du contenu de la page N° 19
List of Tables Table 1-1. MVME1X7P Features Summary..............................................................1-3 Table 1-2. Functions Duplicated in VMEchip2 and Petra ASICs............................1-19 Table 1-3. Local Bus Memory Map.........................................................................1-21 Table 1-4. Local I/O Devices Memory Map ............................................................1-22 Table 1-5. VMEchip2 Memory Map (Sheet 1 of 3)................................
Résumé du contenu de la page N° 20
xx
