Intel 8XC251SQ user manual

User manual for the device Intel 8XC251SQ

Device: Intel 8XC251SQ
Category: Computer Hardware
Manufacturer: Intel
Size: 0.58 MB
Added : 6/21/2014
Number of pages: 20
Print the manual

Download

How to use this site?

Our goal is to provide you with a quick access to the content of the user manual for Intel 8XC251SQ. Using the online preview, you can quickly view the contents and go to the page where you will find the solution to your problem with Intel 8XC251SQ.

For your convenience

If looking through the Intel 8XC251SQ user manual directly on this website is not convenient for you, there are two possible solutions:

  • Full Screen Viewing - to easily view the user manual (without downloading it to your computer), you can use full-screen viewing mode. To start viewing the user manual Intel 8XC251SQ on full screen, use the button Fullscreen.
  • Downloading to your computer - You can also download the user manual Intel 8XC251SQ to your computer and keep it in your files. However, if you do not want to take up too much of your disk space, you can always download it in the future from ManualsBase.
Intel 8XC251SQ User manual - Online PDF
Advertisement
« Page 1 of 20 »
Advertisement
Print version

Many people prefer to read the documents not on the screen, but in the printed version. The option to print the manual has also been provided, and you can use it by clicking the link above - Print the manual. You do not have to print the entire manual Intel 8XC251SQ but the selected pages only. paper.

Summaries

Below you will find previews of the content of the user manuals presented on the following pages to Intel 8XC251SQ. If you want to quickly view the content of pages found on the following pages of the manual, you can use them.

Abstracts of contents
Summary of the content on the page No. 1

8xC251TB, 8xC251TQ,
Hardware Description
Addendum to the 8xC251SA, 8xC251SB,
8xC251SP, 8xC251SQ, User’s Manual
Release Date: December 2003
Order Number: 273138-002
The 8xC251Tx may contain design defects or errors known as errata which may cause
the product to deviate from published specifications. Such errata are not covered by
Intel's warranty. Current characterized errata are available on request.

Summary of the content on the page No. 2

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, m

Summary of the content on the page No. 3

8xC251Tx Hardware Description REVISION HISTORY: Date Revision Description November 1997 001 Initial release of this document December 2003 002 Removed references to 8XC251TA, 8XC251TP 273138-002 December 2003 iii

Summary of the content on the page No. 4

8xC251Tx Hardware Description iv December 2003 273138-002

Summary of the content on the page No. 5

8xC251Tx Hardware Description 8xC251TB, 8xC251TQ Hardware Description Addendum to the 8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ, User’s Manual 1.0 INTRODUCTION TO THE 8xC251Tx 1.1 Comparing the 8xC251Tx and 8xC251Sx ..................................................................... 1 2.0 SIGNAL SUMMARY 3.0 THE SECOND SERIAL I/O PORT 3.1 Overview........................................................................................................................ 7 3.2 Special Function Register

Summary of the content on the page No. 6

8xC251Tx Hardware Description vi December 2003 273138-002

Summary of the content on the page No. 7

8xC251Tx Hardware Description 1.0 INTRODUCTION TO THE 8xC251Tx This Hardware Description describes the 8xC251TB, 8xC251TQ (referred to collectively as the 8xC251Tx) ® embedded microcontroller, which is the newest member of the MCS 251 microcontroller family. The 8xC251Tx is pin and code compatible with the 8xC251Sx but is enhanced with the addition of new features. This document addresses the differences between the two members of the MCS 251 microcontroller family. For a detailed description

Summary of the content on the page No. 8

8xC251Tx Hardware Description 2.0 SIGNAL SUMMARY Table 1. 8xC251Tx Signal Summary Address & Data Input/Output Name PLCC DIP Name PLCC DIP AD0/P0.0 43 39 P1.0/T2 2 1 AD1/P0.1 42 38 P1.1/T2EX 3 2 AD2/P0.2 41 37 P1.2/EC/RXD1 4 3 AD3/P0.3 40 36 P1.3/CEX0/TXD1 5 4 AD4/P0.4 39 35 P1.4/CEX1 6 5 AD5/P0.5 38 34 P1.5/CEX2 7 6 AD6/P0.6 37 33 P1.6/CEX3/WAIT# 8 7 AD7/P0.7 36 32 P1.7/CEX4/A17/WCLK 9 8 A8/P2.0 24 21 P3.0/RXD 11 10 A9/P2.1 25 22 P3.1/TXD 13 11 A10/P2.2 26 23 P3.4/T0 16 14 A11/P2.3 27 24 P3.51/T

Summary of the content on the page No. 9

8xC251Tx Hardware Description Table 2. 8xC251Tx Signal Descriptions (Sheet 1 of 3) Signal Alternate Type Description Name Function A17 O Address Line 17. Output to memory as the 18th external address bit P1.7/CEX4/ (A17) in extended bus applications, depending on the values of bits WCLK RD0 and RD1 in configuration byte UCONFIG0 (see Chapter 4, "Device Configuration," of the 8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcontroller User’s Manual (272795). See also RD# and PSEN#. A16 O

Summary of the content on the page No. 10

8xC251Tx Hardware Description Table 2. 8xC251Tx Signal Descriptions (Sheet 2 of 3) Signal Alternate Type Description Name Function P3.0 I/O Port 3. This is an 8 bit, bidirectional I/O port with internal pullups RXD P3.1 TXD P3.2 INT0# P3.3 INT1# P3.4 T0 P3.5 T1 P3.6 WR# P3.7 RD#/A16 PSEN# O Program Store Enable. Read signal output to external memory. Asserted for the address range specified by the configuration byte UCONFIG0, bits RD1:0. RD# O Read. Read signal output to external memor

Summary of the content on the page No. 11

8xC251Tx Hardware Description Table 2. 8xC251Tx Signal Descriptions (Sheet 3 of 3) Signal Alternate Type Description Name Function V PWR Secondary Supply Voltage 2. This supply voltage connection is pro- CC2 vided to reduce power supply noise. Connection of this spin to the +5V supply voltage is recommended. However, when using the ZX3 as a pin for pin replacement for the 8XC51FX, V can be uncon- CC2 nected without loss of compatibility (Not available on DIP). V GND Circuit Ground. Connect th

Summary of the content on the page No. 12

8xC251Tx Hardware Description Table 3. Special Function Register (SFR) Map CH00000 CCAP0Hx CCAP1Hx CCAP2Hx CCAP3Hx CCAP4Hx F8 000 xxxxxxx xxxxxxx xxxxxxx xxxxxxx xxxxxxx F0 B 00000000 E8 CL CCAP0L CCAP1L CCAP2L CCAP3L CCAP4L 00000000 xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx E0 ACC 00000000 D8 CCON CMOD CCAPM0 CCAPM1 CCAPM2 CCAPM3 CCAPM4 00x00000 00xxx000 x0000000 x0000000 x0000000 x0000000 x0000000 D0 PSW PSW1 00000000 00000000 C8 T2CON T2MOD RCAP2L RCAP2H TL2 TH2 00000000 xxxxxx00 00

Summary of the content on the page No. 13

8xC251Tx Hardware Description 3.0 THE SECOND SERIAL I/O PORT The second serial I/O port is functionally the same as the standard serial I/O port shared by both the 8xC251Tx and the 8xC251Sx. This section provides information about the new special function registers (SFRs) associated with the second serial port. Detailed operation and programming of the serial I/O ports can be obtained from Chapter 10 of the 8xC251SA, 8xC251SB, 8xC251SP, 8xC251SQ Embedded Microcon- troller User’s Manual (27279

Summary of the content on the page No. 14

8xC251Tx Hardware Description Table 5. Second Serial I/O Port Special Function Registers Mnemonic Description Address SBUF1 Serial Buffer 1. Two separate registers comprise the SBUF1 register. Writ- 9BH ing to SBUF1 loads the transmit buffer; reading SBUF1 access the receive buffer SCON1 Serial Port Control 1. Selects the second serial I/O port operating mode. 9AH SCON1 enables and disables the receiver, framing bit error detection, multi- processor communication, automatic address recognition

Summary of the content on the page No. 15

8xC251Tx Hardware Description 3.2 Special Function Register Definitions The following describes the special function registers associated with the second serial I/O port and their bit definitions. 3.2.1 SCON1 Address: 9AH Reset Value: 0000 0000B Table 6. SCON1 Special Function Register Definitions Bit Bit Number Function Mnemonic 7 FE1SM0 Framing Error Bit 1: To Select this function, set the SMOD0 bit in the BGCON register. Set by hard- ware to indicate an invalid stop bit. Cleared by softwa

Summary of the content on the page No. 16

8xC251Tx Hardware Description 3.2.2 SBUF1 Address: 9BH Reset Value: xxxx xxxxB To send serial data, software writes a byte to SBUF1 and to receive serial data, software reads from SBUF1. 3.2.3 SADDR1 Address: AAH Reset Value: 0000 0000B Slave Individual Address Register1 (SADDR1) contains the device’s individual address for multiprocessor communications. 3.2.4 SADEN1 Address: BAH Reset Value: 0000 0000B Mask Byte Register 1 (SADEN1) masks bits in the SADDR1 register to form the devices given

Summary of the content on the page No. 17

8xC251Tx Hardware Description 3.2.6 IE1 Address: B1H Reset Value: xxxx xxx0B Table 8. IE1 Special Function Register Definitions Bit Mne- Bit Number Function monic 7 - 1 - Reserved 0 ES1 Second serial I/O port Interrupt Enable: Setting this bit enables the second serial I/O port interrupt 3.2.7 IPH1 Address: B3H Reset Value: xxxx xxx0B Table 9. IPH1 Special Function Register Definitions Bit Mne- Bit Number Function monic 7 - 1 - Reserved 0 IPH1.0 Second serial I/O port Interrupt Priority High

Summary of the content on the page No. 18

8xC251Tx Hardware Description 4.0 EXTENDED DATA FLOAT TIMING The Extended Data Float Timing feature seeks to provide a solution to users that may be using slower memory devices. Essentially, this feature extends the TRHDZ1 AC timing specification to accommodate slower memory devices which require a longer period of dead time between a data and address bus cycles. This feature is controlled by a bit in the Configuration byte (UCONFIG1). Bit 3 of UCONFIG1 in the 8xC251Tx is defined as EDF#. In

Summary of the content on the page No. 19

8xC251Tx Hardware Description Table 13 shows the effect of programming EDF# and WSB#[1:0] on the extended data float timing feature as well as the insertion of wait states for region 01:. It should be noted that enabling the extended data float timing allows region 01: to have 1 or 3 wait states inserted (depending on WSB#[1:0]) but not 0 or 2 wait states. Table 13. Summary of the EDF# and WSB#[1:0] Configuration Options Extended Data Float EDF# WSB#[1:0] Wait State Timings 1 11 0 No 1 10 1

Summary of the content on the page No. 20


Alternative user manuals
# User manual Category Download
1 Intel 386 User manual Computer Hardware 7
2 Intel 8086-1 User manual Computer Hardware 12
3 Intel 87C196CA User manual Computer Hardware 8
4 Intel 8XC196Kx User manual Computer Hardware 2
5 Intel ARK |Core i7-4770K Processor BX80646I74770K User manual Computer Hardware 27
6 Intel AXXRAKSAS2 User manual Computer Hardware 1
7 Intel 430TX User manual Computer Hardware 16
8 Intel 32882 User manual Computer Hardware 1
9 Intel BX80605I7880 User manual Computer Hardware 1
10 Intel 80302 User manual Computer Hardware 1
11 Intel 6300ESB ICH User manual Computer Hardware 4
12 Intel 80C186EA User manual Computer Hardware 1
13 Intel 460GX User manual Computer Hardware 4
14 Intel 6700PXH User manual Computer Hardware 4
15 Intel BX80623I72600S User manual Computer Hardware 1
16 Sony MSAKIT-PC4A User manual Computer Hardware 2
17 Sony MRW62E-S1 2694866142 User manual Computer Hardware 5
18 Philips MATCH LINE 9596 User manual Computer Hardware 17
19 Sony 64GB SDHC Class 10 Memory Card Readers SF32UY User manual Computer Hardware 1
20 Philips PSC702 User manual Computer Hardware 1