Inhaltszusammenfassung zur Seite Nr. 1
REJ11J0002-0100Z
SH7206 CPU Board
M3A-HS60
32
User's Manual
Renesas32-Bit RISC Microcomputers
TM
SuperH RISC Engine Family/SH7200 Series/SH7206 Group
Rev. 1.00
Issued:June 1,2005
Inhaltszusammenfassung zur Seite Nr. 2
Microsoft, MS-DOS, Windows and Windows.NET are registered trademarks of Microsoft Corporation of the U.S. in the U.S. and other countries. IBM and AT are registered trademarks of International Business Machines Corporation of the U.S. Adobe and Acrobat are registered trademarks of Adobe Systems Incorporated. All other brand names and product names are registered trademarks or trademarks of the respective proprietors. Requests for Safety Design • Renesas is constantly making effor
Inhaltszusammenfassung zur Seite Nr. 3
Revision History SH7206 CPU Board M3A-HS60User's Manual Rev. Date of Issue Content of Revision Page Points 1.00 June 1.2005 - First edition issued.
Inhaltszusammenfassung zur Seite Nr. 4
Table of Contents Chapter1 Overview ..............................................................................................................................1-1 1.1 Overview .................................................................................................................................................................... 1-2 1.2 Configuration................................................................................................................................
Inhaltszusammenfassung zur Seite Nr. 5
Chapter1Overview Chapter1 Overview 1-1
Inhaltszusammenfassung zur Seite Nr. 6
Overview 1 1.1 Overview 1.1 Overview The M3A-HS60 is the CPU board designed for users to evaluate the function and performance of original microcomputers of Renesas Technology the SH7206 series. With the board, you can develop and evaluate the application software for the SH7206 series. The SH7206's data bus, address bus, and pins of various internal peripheral circuit function are connected to the extension bus connector of the M3A-HS60. Thus, you can evaluate the timing relationships w
Inhaltszusammenfassung zur Seite Nr. 7
Overview 1 1.3 External Specifications 1.3 External Specifications Table1.3.1 lists external specifications of M3A-HS60 Table1.3.1 External Specifications of M3A-HS60 No. Item Content SH7206 （R5S72060 ） Input(XIN)clock: 16.67MHz 1 CPU Bus clock: 66.67MHz,max CPU clock: 200MHz,max Following items of memory are included. SDRAM: 32 Mbytes, max. Following memory selectable by a DIP switch. • When 16-bit bus width is selected EDS1216AATA-75E x 1: 16 Mbytes 2 Memory • When 32-
Inhaltszusammenfassung zur Seite Nr. 8
Overview 1 1.4 External View 1.4 External View Figure1.4.1 shows the external view of M3A-HS60. Figure1.4.1 External View of M3A-HS60 Rev.1.00 June 1,2005 1-4 REJ11J0002-0100Z
Inhaltszusammenfassung zur Seite Nr. 9
Overview 1 1.5 M3A-HS60 Block Diagram 1.5 M3A-HS60 Block Diagram Figure1.5.1 shows the system block diagram of M3A-HS60. Serial port User I/O Connector H-UDI connector SH7206 SDRAM Flash memory 200MHz 16MB x 2 4MB 16 or 32 16 16 or 32 External:66.67MHz SH7206 CPU Board M3A-HS60 Extension connector Enables to connect extension boards, or enables to monitor all of bus and peripheral I/O signals. Figure1.5.1 System Block Diagram of M3A-HS60 Rev.1.00 June 1,2005 1-5 REJ11J0002-0100
Inhaltszusammenfassung zur Seite Nr. 10
Overview 1 1.6 M3A-HS60 Board Overview 1.6 M3A-HS60 Board Overview Figure1.6.1 shows the M3A-HS60 board overview. J4 SW1 Power JP1,JP2 Power Top view of the Supply Power Supply LED1 Switch LED6-8 Component side Connector Select Jumper Power LED User LED SW4 System setup DIP switch U5 SDRAM J1 (16MB) H-UDI Connector (36-pin) U1 J6 J7 U8 SH7206 SDRAM (16MB) LED2-5 U3 User J2 Flash Serial Port LED Memory Connector SW2 Reset Switch J3 J5 U2 SW6 SW5 SW3 X1 U9 Clock RS-232C MRES NMI User
Inhaltszusammenfassung zur Seite Nr. 11
Overview 1 1.6 M3A-HS60 Board Overview Table1.6.1 lists main components mounted in M3A-HS60. Table1.6.1 Main Components Mounted in M3A-HS60 Recommended parts’ Symbol Component name Note number for not mounted components (Makers) U1 CPU SH7206 (by Renesas) U2 Clock Buffer Not mounted CY2305SC-1 (by Cypress) U3 Flash Memory M5M29KT331AVP (by Renesas) U4,U7 Address Shift Buffer U5,U8 SDRAM EDS1216AATA-75 U6 Logic IC U9 RS-232C Driver U10 3.3V Power Regulator U11 Reset
Inhaltszusammenfassung zur Seite Nr. 12
Overview 1 1.7 M3A-HS60 Memory Mapping 1.7 M3A-HS60 Memory Mapping Figure1.7.1 shows the memory mapping example of SH7206 in the M3A-HS60. Logical address Logical space of theSH7206 Memory Mapping of theM3A-HS60 H'0000 0000 Flash Memory(4MB) CS0 space:64MB H'003F FFFF 16-bit bus User area H'0400 0000 CS1 space:64MB User area H'0800 0000 CS2 space:64MB User area H'0C00 0000 SDRAM(32MB) SDRAM(16MB) CS3 space:64MB 16-bit bus 32-bit bus H'0CFF FFFF User
Inhaltszusammenfassung zur Seite Nr. 13
Overview 1 1.8 Absolute Maximum Ratings 1.8 Absolute Maximum Ratings Table1.8.1 lists the absolute maximum ratings of M3A-HS60. Table1.8.1 Absolute Maximum Ratings of M3A-HS60 Symbol Parameter Rated Value Remarks VCC 5V System Power Supply Voltage -0.3V to 6.0V Relative to VSS 3VCC 3.3V System Power Supply Voltage -0.3V to 4.6V Relative to VSS 1.2VCC 1.25V System Power Supply Voltage -0.3V to 1.7V Relative to VSS Topr Operating Ambient Temperature -5°C to 55°C No dewdrops allowed.
Inhaltszusammenfassung zur Seite Nr. 14
Overview 1 1.8 Absolute Maximum Ratings This is a blank page Rev.1.00 June 1,2005 1-10 REJ11J0002-0100Z
Inhaltszusammenfassung zur Seite Nr. 15
Chapter2Functional Overview Chapter2 Functional Overview 2-1
Inhaltszusammenfassung zur Seite Nr. 16
Functional Overview 2 2.1 Functional Overview 2.1 Functional Overview Table2.1.1 lists the functional modules of M3A-HS60. Table2.1.1 Functional Modules of M3A-HS60 Sections Function Content 2.2 CPU SH7206 Input(XIN)clock : 16.67MHz Bus clock : 66.67MHz,max CPU clock : 200MHz,max 2.3 Memory Following items of memory are included SDRAM: 32 Mbytes, max By switching a DIP switch, the following memories can be selected. • When 16-bit bus width is selected EDS1216AATA-75E x 1:
Inhaltszusammenfassung zur Seite Nr. 17
Functional Overview 2 2.2 CPU 2.2 CPU 2.2.1 SH7206 The M3A-HS60 contains SH7206, the 32-bit RISC microcomputer, which operates with a maximum 200MHz of CPU clock frequency. The SH7206 includes 128-Kbyte RAM, 8-Kbyte instruction cache and 8-Kbyte data cache, and it can deal with a wide range of applications from data processing to equipment control. The M3A-HS60 can be operated with a maximum 200MHz of CPU clock frequency (external bus 66.67MHz, max.) using a 16.67MHz input clock.
Inhaltszusammenfassung zur Seite Nr. 18
Functional Overview 2 2.3 Memory 2.3 Memory The M3A-HS60 includes the internal RAM of the SH7206 (128 Kbytes), external Flash memory, and external SDRAM. These memory chips are detailed below. 2.3.1 SH7206's Internal RAM The SH7206 contains an internal 128-Kbyte RAM. 2.3.2 Flash Memory M5M29KT331AVP (included as standard equipment) The M3A-HS60 includes the Flash memory shown in Table2.3.1 as standard equipment. The memory can be used as the storage in which to save the user p
Inhaltszusammenfassung zur Seite Nr. 19
Functional Overview 2 2.3.2 Flash Memory M5M29KT331AVP (included as standard equipment) Table2.3.2 Examples for Bus State Controller Settings (Flash Memory Write/Read) User Area Applicable Device Bus State Controller Settings CS0 M5M29KT331AVP CS0 Space Bus Control Register : CS0BCR Initial value : H'36DB 0600(when MD2= H and MD0=L ） Recommended set value : H'1000 0400 • Specify idle state in write to read and write to write intervals IWW[2:0] = B'001: 1 idle cycles inserted • Specify d
Inhaltszusammenfassung zur Seite Nr. 20
Functional Overview 2 2.3.3 External SDRAM 2.3.3 External SDRAM The M3A-HS60 includes two pcs. of 16-Mbyte SDRAM (for an external SDRAM) as standard equipment. The SH7206's internal bus state controller can be used to control the SDRAM. Note that the SDRAM can be switched between 32-bit bus access and 16-bit bus access. (For 16-bit bus access, only one pc. of 16-Mbyte SDRAM can be used.) Table2.3.3 lists SDRAM specifications used in M3A-HS60. Figure2.3.3 shows a block diagram of SDRAM
