Texas Instruments TMS320C674Xの取扱説明書

デバイスTexas Instruments TMS320C674Xの取扱説明書

デバイス: Texas Instruments TMS320C674X
カテゴリ: スイッチ
メーカー: Texas Instruments
サイズ: 0.68 MB
追加した日付: 1/25/2014
ページ数: 136
説明書を印刷

ダウンロード

使い方は?

私たちの目的は、皆様方にデバイスTexas Instruments TMS320C674Xの取扱説明書に含まれたコンテンツを可能な限り早く提供することです。オンラインプレビューを使用すると、Texas Instruments TMS320C674Xに関してあなたが抱えている問題に対する解決策の内容が素早く表示されます。

便宜上

説明書Texas Instruments TMS320C674Xをこちらのサイトで閲覧するのに不都合がある場合は、2つの解決策があります:

  • フルスクリーン表示 – 説明書を(お使いのコンピュータにダウンロードすることなく)便利に表示させるには、フルスクリーン表示モードをご使用ください。説明書Texas Instruments TMS320C674Xのフルスクリーン表示を起動するには、全画面表示ボタンを押してください。
  • コンピュータにダウンロード - Texas Instruments TMS320C674Xの説明書をお使いのコンピュータにダウンロードし、ご自身のコレクションに加えることもできます。デバイス上のスペースを無駄にしたくない場合は、いつでもManualsBaseサイトでダウンロードすることもできます。
Texas Instruments TMS320C674X 取扱説明書 - Online PDF
Advertisement
« Page 1 of 136 »
Advertisement
印刷版

多くの人々は画面表示ではなく印刷された説明書を読むほうを好みます。説明書を印刷するオプションも提供されており、上記のリンクをクリックすることによりそれを利用できます - 説明書を印刷。説明書Texas Instruments TMS320C674Xを全部印刷する必要はなく、選択したページだけを印刷できます。紙を節約しましょう。

要旨

次のページにある説明書Texas Instruments TMS320C674Xの内容のプレビューは、以下にあります。次のページにある説明書の内容をすぐに表示したい場合は、こちらをご利用ください。

内容要旨
ページ1に含まれる内容の要旨

TMS320C674x/OMAP-L1x Processor
Ethernet Media Access Controller (EMAC)/
Management Data Input/Output (MDIO) Module
User's Guide
Literature Number: SPRUFL5B
April 2011

ページ2に含まれる内容の要旨

2 SPRUFL5B–April 2011 Submit Documentation Feedback © 2011, Texas Instruments Incorporated

ページ3に含まれる内容の要旨

Preface ...................................................................................................................................... 10 1 Introduction ...................................................................................................................... 12 1.1 Purpose of the Peripheral ............................................................................................. 12 1.2 Features .............................................................................

ページ4に含まれる内容の要旨

www.ti.com (C0RXIMAX-C2RXIMAX) ............................................................................................. 68 3.13 EMAC Control Module Interrupt Core Transmit Interrupts Per Millisecond Registers (C0TXIMAX-C2TXIMAX) .............................................................................................. 69 4 MDIO Registers ................................................................................................................. 70 4.1 MDIO Revision ID Register (REV

ページ5に含まれる内容の要旨

www.ti.com 5.31 Emulation Control Register (EMCONTROL) ...................................................................... 114 5.32 FIFO Control Register (FIFOCONTROL) ......................................................................... 114 5.33 MAC Configuration Register (MACCONFIG) ..................................................................... 115 5.34 Soft Reset Register (SOFTRESET) ................................................................................ 115 5.35 MAC So

ページ6に含まれる内容の要旨

www.ti.com List of Figures 1 EMAC and MDIO Block Diagram........................................................................................ 13 2 Ethernet Configuration—MII Connections.............................................................................. 15 3 Ethernet Configuration—RMII Connections............................................................................ 16 4 Ethernet Frame Format......................................................................................

ページ7に含まれる内容の要旨

www.ti.com 47 Transmit Interrupt Mask Set Register (TXINTMASKSET) ........................................................... 92 48 Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) ..................................................... 93 49 MAC Input Vector Register (MACINVECTOR) ........................................................................ 94 50 MAC End Of Interrupt Vector Register (MACEOIVECTOR)......................................................... 95 51 Receive Interrupt

ページ8に含まれる内容の要旨

www.ti.com List of Tables 1 EMAC and MDIO Signals for MII Interface............................................................................. 15 2 EMAC and MDIO Signals for RMII Interface........................................................................... 16 3 Ethernet Frame Description.............................................................................................. 17 4 Basic Descriptor Description...........................................................................

ページ9に含まれる内容の要旨

www.ti.com 46 Transmit Interrupt Mask Set Register (TXINTMASKSET) Field Descriptions ..................................... 92 47 Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) Field Descriptions............................... 93 48 MAC Input Vector Register (MACINVECTOR) Field Descriptions.................................................. 94 49 MAC End Of Interrupt Vector Register (MACEOIVECTOR) Field Descriptions................................... 95 50 Receive Interrupt Status (Unmask

ページ10に含まれる内容の要旨

Preface SPRUFL5B–April 2011 Read This First About This Manual This document provides a functional description of the Ethernet Media Access Controller (EMAC) and physical layer (PHY) device Management Data Input/Output (MDIO) module integrated in the device. Included are the features of the EMAC and MDIO modules, a discussion of their architecture and operation, how these modules connect to the outside world, and the registers description for each module. Notational Conventions This document uses

ページ11に含まれる内容の要旨

www.ti.com Related Documentation From Texas Instruments SPRUGM7 — OMAP-L138 Applications Processor System Reference Guide. Describes the System-on-Chip (SoC) including the ARM subsystem, DSP subsystem, system memory, device clocking, phase-locked loop controller (PLLC), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module. SPRUFK9 — TMS320C674x/OMAP-L1x Processor Peripherals Overview Reference Guide. Provides an overview and briefl

ページ12に含まれる内容の要旨

User's Guide SPRUFL5B–April 2011 EMAC/MDIO Module 1 Introduction This document provides a functional description of the Ethernet Media Access Controller (EMAC) and physical layer (PHY) device Management Data Input/Output (MDIO) module integrated in the device. Included are the features of the EMAC and MDIO modules, a discussion of their architecture and operation, how these modules connect to the outside world, and a description of the registers for each module. The EMAC controls the flow of pac

ページ13に含まれる内容の要旨

www.ti.com Introduction 1.3 Functional Block Diagram Figure 1 shows the three main functional modules of the EMAC/MDIO peripheral: • EMAC control module • EMAC module • MDIO module The EMAC control module is the main interface between the device core processor to the EMAC and MDIO modules. The EMAC control module controls device interrupts and incorporates an 8k-byte internal RAM to hold EMAC buffer descriptors (also known as CPPI RAM). The MDIO module implements the 802.3 serial management inte

ページ14に含まれる内容の要旨

Architecture www.ti.com 1.4 Industry Standard(s) Compliance Statement The EMAC peripheral conforms to the IEEE 802.3 standard, describing the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer specifications. The IEEE 802.3 standard has also been adopted by ISO/IEC and re-designated as ISO/IEC 8802-3:2000(E). However, the EMAC deviates from the standard in the way it handles transmit underflow errors. The EMAC MII interface does not use the Transmit

ページ15に含まれる内容の要旨

www.ti.com Architecture The individual EMAC and MDIO signals for the MII interface are summarized in Table 1. For more information, refer to either the IEEE 802.3 standard or ISO/IEC 8802-3:2000(E). Figure 2. Ethernet Configuration—MII Connections MII_TXCLK MII_TXD[3−0] 2.5 MHz MII_TXEN or 25 MHz MII_COL MII_CRS Physical System layer MII_RXCLK Transformer core device MII_RXD[3−0] (PHY) MII_RXDV MII_RXER RJ−45 MDIO_CLK MDIO_D Table 1. EMAC and MDIO Signals for MII Interface Signal Type Descriptio

ページ16に含まれる内容の要旨

Architecture www.ti.com Table 1. EMAC and MDIO Signals for MII Interface (continued) Signal Type Description MDIO_CLK O Management data clock (MDIO_CLK). The MDIO data clock is sourced by the MDIO module on the system. It is used to synchronize MDIO data access operations done on the MDIO pin. The frequency of this clock is controlled by the CLKDIV bits in the MDIO control register (CONTROL). MDIO_D I/O Management data input output (MDIO_D). The MDIO data pin drives PHY management data into and

ページ17に含まれる内容の要旨

www.ti.com Architecture 2.4 Ethernet Protocol Overview A brief overview of the Ethernet protocol is given in the following subsections. See the IEEE 802.3 standard document for in-depth information on the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method. 2.4.1 Ethernet Frame Format All the Ethernet technologies use the same frame structure. The format of an Ethernet frame is shown in Figure 4 and described in Table 3. The Ethernet packet, which is the collection of

ページ18に含まれる内容の要旨

Architecture www.ti.com 2.4.2 Ethernet’s Multiple Access Protocol Nodes in an Ethernet Local Area Network are interconnected by a broadcast channel -- when an EMAC port transmits a frame, all the adapters on the local network receive the frame. Carrier Sense Multiple Access with Collision Detection (CSMA/CD) algorithms are used when the EMAC operates in half-duplex mode. When operating in full-duplex mode, there is no contention for use of a shared medium because there are exactly two ports on t

ページ19に含まれる内容の要旨

www.ti.com Architecture Table 4. Basic Descriptor Description Word Offset Field Field Description 0 Next Descriptor The next descriptor pointer is used to create a single linked list of descriptors. Each descriptor Pointer describes a packet or a packet fragment. When a descriptor points to a single buffer packet or the first fragment of a packet, the start of packet (SOP) flag is set in the flags field. When a descriptor points to a single buffer packet or the last fragment of a packet, the end

ページ20に含まれる内容の要旨

Architecture www.ti.com 2.5.2 Transmit and Receive Descriptor Queues The EMAC module processes descriptors in linked lists as discussed in Section 2.5.1. The lists used by the EMAC are maintained by the application software through the use of the head descriptor pointer registers (HDP). The EMAC supports eight channels for transmit and eight channels for receive. The corresponding head descriptor pointers are: • TXnHDP - Transmit Channel n DMA Head Descriptor Pointer Register • RXnHDP - Receive


類似の説明書
# 取扱説明書 カテゴリ ダウンロード
1 Texas Instruments HPL-D SLLU064A 取扱説明書 スイッチ 0
2 Texas Instruments THUNDER TNETX3270 取扱説明書 スイッチ 0
3 Texas Instruments TNETX4090 取扱説明書 スイッチ 0
4 Texas Instruments TPS2149 取扱説明書 スイッチ 0
5 Texas Instruments TMS320DM357 取扱説明書 スイッチ 0
6 Texas Instruments TPS2151 取扱説明書 スイッチ 0
7 Texas Instruments TPS22922 取扱説明書 スイッチ 0
8 Texas Instruments TPS22922B 取扱説明書 スイッチ 0
9 Texas Instruments TS3USB221 取扱説明書 スイッチ 0
10 Texas Instruments TPS62065 取扱説明書 スイッチ 0
11 Texas Instruments TPS22921 取扱説明書 スイッチ 0
12 Texas Instruments TPS54810 取扱説明書 スイッチ 0
13 Texas Instruments TUSB2136 取扱説明書 スイッチ 0
14 Texas Instruments XIO3130 EVM 取扱説明書 スイッチ 0
15 Texas Instruments Ethernet Media Access Controller/ Management Data Input/Output Module TMS320DM643x DMP 取扱説明書 スイッチ 1
16 Sony 4-296-436-11 (2) 取扱説明書 スイッチ 0
17 3Com 10/100BASE-TX 取扱説明書 スイッチ 61
18 3Com 2226-SFP 取扱説明書 スイッチ 688
19 3Com 16985ua.bk 取扱説明書 スイッチ 10
20 3Com 10BASE-T 取扱説明書 スイッチ 4