Streszczenie treści zawartej na stronie nr. 1
P/E-P55T2P4D Motherboard
USER'S MANUAL
Streszczenie treści zawartej na stronie nr. 2
USER'S NOTICE No part of this product, including the product and software may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any lan- guage in any form by any means without the express written permission of ASUSTeK COMPUTER INC. (hereinafter referred to as ASUS) except documentation kept by the purchaser for backup purposes. ASUS provides this manual "as is" without warranty of any kind, either express or implied, including but not limited to the implie
Streszczenie treści zawartej na stronie nr. 3
P/E-P55T2P4D User's Manual III
Streszczenie treści zawartej na stronie nr. 4
CONTENTS I. INTRODUCTION........................................................1 How this manual is organized .......................................................... 1 Item Checklist .................................................................................. 1 II. FEATURES .................................................................2 Features of This Motherboard .......................................................... 2 Parts of the Motherboard ...............................
Streszczenie treści zawartej na stronie nr. 5
CONTENTS BIOS Features Setup ................................................................33 Details of BIOS Features Setup:......................................... 33 Chipset Features Setup ............................................................. 36 Power Management Setup........................................................ 39 Details of Power Management Setup: ................................ 39 PNP and PCI Setup .................................................................. 41
Streszczenie treści zawartej na stronie nr. 6
FCC & DOC COMPLIANCE Federal Communications Commission Statement This device complies with FCC Rules Part 15. Operation is subject to the following two conditions: • This device may not cause harmful interference, and • This device must accept any interference received, including interference that may cause undesired operation. This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provid
Streszczenie treści zawartej na stronie nr. 7
I. INTRODUCTION How this manual is organized This manual is divided into the following sections: I. Introduction: Manual information and checklist II. Features: Information and specifications concerning this product III. Installation: Instructions on setting up the motherboard IV. BIOS Setup: BIOS software setup information V. DMI Utility: BIOS supported Desktop Management Interface VI. PCI-SC200: Installation of an optional SCSI card Item Checklist Please check that your package is compl
Streszczenie treści zawartej na stronie nr. 8
II. FEATURES (Features) II. FEATURES Features of This Motherboard The P/E-P55T2P4D is carefully designed for the demanding corporate PC user who wants a high performance server motherboard that: • Easy Installation: Is equipped with BIOS that supports auto detection of hard drives and Plug and Play to make setup of hard drives and expansion cards virtually automatic. • Multi-Processor/Multi-Speed Support: Supports two Pentium CPU (75- 200MHz). (See page 17) • Intel Chipset: Features Intel's
Streszczenie treści zawartej na stronie nr. 9
II. FEATURES • PCI Bus Master IDE Controller: Comes with an onboard PCI Bus Master IDE controller with two connectors that supports four IDE devices in two channels, provides faster data transfer rates, and supports Enhanced IDE devices such as CD-ROM drives. This controller sup- ports PIO Modes 3 & 4 and Bus Master IDE DMA Mode 2. BIOS supports IDE CD-ROM drive bootup. • Optional IrDA and PS/2 Mouse Connector: This motherboard supports an optional infrared port module for wireless interfac
Streszczenie treści zawartej na stronie nr. 10
FAN2 FAN1 SIMM Slot 8 (Bank 3) SIMM Slot 7 (Bank 3) JP11 JP12 JP9 JP10 SIMM Slot 6 (Bank 2) SIMM Slot 5 (Bank 2) SIMM Slot 4 (Bank 1) JP15 JP17 JP16 JP18 Parallel Printer SIMM Slot 3 (Bank 1) Pipelined Burst Level 2 Cache Slot Secondary IDE SIMM Slot 2 (Bank 0) COM 1 Primary IDE SIMM Slot 1 (Bank 0) Floppy Drives COM 2 PCI Slot 1 JP37 PCI 1 Master/Slave Case Connectors (CON 3) JP38 PCI Slot 2 PCI Slot 3 PCI Slot 4 / MediaBus 2.0 ISA Slot 1 JP26 JP27 EISA Slot 1 EISA Slot 2 EISA Slot 3 EISA Slot
Streszczenie treści zawartej na stronie nr. 11
III. INSTALLATION Jumpers 1) JP24, 25 (SMC Only) p. 7 UART 2 Selection (COM 2 / Infrared) 2) JP26, 27 (SMC Only) p. 7 ECP DMA Channel Selection (CH 3 / CH 1) 3) JP9-12, 17 p. 8 Processor Power Type (Single Plane/Split Plane) 4) JP5-8, 19-21 p. 8 Voltage Selection for Vcore 5) JP2, 3 p. 8 Voltage Selection for Vio 6) JP15, 16 p. 10 CPU:BUS Frequency Ratio (1.5, 2.0, 2.5, 3.0) 7) JP29, 30 p. 10 CPU External Clock (BUS) Frequency Selection 8) JP18 p. 11 APIC Dual CPU Selection (Enable / Disable) 9)
Streszczenie treści zawartej na stronie nr. 12
III. INSTALLATION (Jumpers) III. INSTALLATION Installation Steps Before using your computer, you must complete the following steps: 1. Set Jumpers on the Motherboard 2. Install System Memory 3. Install the Central Processing Unit (CPU) 4. Install Expansion Cards 5. Connect Ribbon Cables, Cabinet Wires, and Power Supply 6. Setup the BIOS Software 1. Jumpers Several hardware settings are made through the use of jumper caps to connect jumper pins (JP) on the motherboard. See "Map of the Motherboa
Streszczenie treści zawartej na stronie nr. 13
JP26 JP27 JP26 JP27 III. INSTALLATION Jumper Settings 1. UART 2 Selection (JP24 & 25) (SMC37C665IR Only) If your motherboard is using the SMC37C665IR chipset, besides changing the function of UART2 (serial, parallel, floppy, and infrared) in BIOS setup (see page 38), you must also change the following jumpers. If your motherboard is not using this chipset, UART2 is controlled through BIOS only and these jump- ers will not be available on the motherboard. UART2 COM2 Infrared JP24 [1-2] [2-3] JP
Streszczenie treści zawartej na stronie nr. 14
III. INSTALLATION (Jumpers) III. INSTALLATION 3-5. Processor Type Depending on the type of processor that you install, you need to set these jump- ers to select either Single Power Plane (such as the Intel P54C) or Split Power Planes (such as the Intel P55C) and set the different voltages under each type. Power Type: Single Single Split Split Split Split Power Power Power Power Power Power Plane Plane Planes Planes Planes Planes 3. Voltage: STD VRE 2.8 2.5 2.7 2.88 JP9 [open] [open] [short][sh
Streszczenie treści zawartej na stronie nr. 15
JP11 JP12 JP9 JP10 JP11 JP12 JP9 JP10 III. INSTALLATION 3. Voltage Type (JP9, 10, 11, 12, 17) JP17 JP17 1 1 2 2 3 3 Split Power Plane Single Power Plane (Default) (Intel P54C) (Intel P55C) Processor Type (Single Power Plane / Split Power Plane) 4. Vcore (JP5, 6, 7, 8, 19, 20, 21) JP5 JP5 JP5 JP6 JP6 JP6 JP7 JP7 JP7 JP8 JP8 JP8 JP19 JP19 JP19 JP20 JP20 JP20 JP21 JP21 JP21 VRE 3.4V-3.6V Split 2.8V STD 3.3V-3.465V (Default) JP5 JP5 JP5 JP6 JP6 JP6 JP7 JP7 JP7 JP8 JP8 JP8 JP19 JP19 JP19 Volt
Streszczenie treści zawartej na stronie nr. 16
JP15 JP16 JP15 JP16 JP15 JP16 JP15 JP16 III. INSTALLATION (Jumpers) III. INSTALLATION 6. CPU to BUS Frequency Ratio (JP15 & 16) These jumpers set the frequency ratio between the Internal frequency of the CPU and the External frequency (called the BUS Clock) within the CPU. These must be set together with the above jumpers CPU External (BUS) Frequency Selection. 7. CPU External (BUS) Frequency Selection (JP29 & 30) These jumpers instructs the clock generator what frequency to send to the CPU.
Streszczenie treści zawartej na stronie nr. 17
JP18 JP18 III. INSTALLATION 8. APIC Dual CPU Selection (JP18) This turns on or off the Dual CPU support. Most operating systems allow dual CPU support to be enabled even though one CPU is installed which will allows upgrading to dual CPU's without having to reinstall the operating system. Dual CPU JP18 Enable [1-2] (Default) Disable [2-3] 1 1 2 2 3 3 Disabled Enable (Default) APIC Dual CPU (Enable / Disable) P/E-P55T2P4D User’s Manual 11 III. INSTALLATION (Jumpers)
Streszczenie treści zawartej na stronie nr. 18
III. INSTALLATION (Memory) III. INSTALLATION 9. Flash ROM Boot Block Programming (JP32) This sets the operation mode of the boot block area of the BIOS Flash ROM to allow programming in the Enabled position for use with the "Flash Memory Writer" BIOS programming utility as described on page 47. Programming JP32 Disabled [1-2] (Default) Enabled [2-3] 123 123 JP32 JP32 Disabled (Default) Enabled Boot Block Programming (Disable / Enable) 10. CMOS RAM (JP34) This clears the user-entered informati
Streszczenie treści zawartej na stronie nr. 19
JP37 JP38 JP37 JP38 III. INSTALLATION 11. PCI Slot 1 Mode Selection (JP37, 38) By default, the onboard IDE uses Programmable I/O (PIO) Mode and PCI Slot 1 uses BUS Master Mode so that BUS Master expansion cards on PCI Slot 1 can be used. If you want the onboard IDE to use BUS Master mode and are not planning to use a BUS Master card on PCI 1, then you may select Slave mode for PCI 1. PCI 1 JP38 JP37 Master [2-3] [2-3] (default) Slave [1-2] [1-2] 1 1 2 2 3 3 PCI 1 Master (Default) PCI 1 Slave PC
Streszczenie treści zawartej na stronie nr. 20
III. INSTALLATION (External Cache) III. INSTALLATION 2. System Memory (DRAM & SRAM) This motherboard supports eight 72-pin SIMMs of 4MB, 8MB, 16MB, 32MB, or 64MB to form a memory size between 8MB to 512MB. The DRAM can be either 60ns or 70ns Fast Page Mode (Asymmetric or Symmetric) or EDO. To support ECC, you must use true (opposed to phantom parity generated by logic chips) 36-bit parity-type DRAM (e.g. 8 chips + 4 parity chips) in pairs for all modules. Mixing 32-bit non-parity DRAM (e.g.
